RISC - Lecture notes 212 PDF

Title RISC - Lecture notes 212
Course Signals and systems
Institution Vellore Institute of Technology
Pages 2
File Size 154.8 KB
File Type PDF
Total Downloads 49
Total Views 166

Summary

DSP...


Description

RISC 1. RISC stands for Reduced Instruction Set Computer.

CISC

1. CISC stands for Complex Instruction Set Computer. 2. CSIC processor has complex instructions that 2. RISC processors have simple instructions take up multiple clocks for execution. The taking about one clock cycle. The average clock average clock cycle per instruction (CPI) is in cycle per instruction (CPI) is 1.5 the range of 2 and 15. 3. Performance is optimized with more focus on 3. Performance is optimized with more focus on software hardware. 5. It has a hard-wired unit of programming. 5. It has a microprogramming unit. 6. The instruction set is reduced i.e. it has only 6. The instruction set has a variety of different a few instructions in the instruction set. Many of instructions that can be used for complex these instructions are very primitive. operations. 7. CISC has many different addressing modes and can thus be used to represent higher-level 7. Limited Addressing Modes programming language statements more efficiently. 8. Complex addressing modes are synthesized 8. CISC already supports complex addressing using the software. modes 9. Multiple register sets are present 9. Only has a single register set 10. They are normally not pipelined or less 10. RISC processors are highly pipelined pipelined 11. The complexity of RISC lies with the 11. The complexity lies in the microprogram compiler that executes the program 12. Execution time is very less 12. Execution time is very high 13. Code expansion can be a problem 13. Code expansion is not a problem 14. Decoding of instructions is simple. 14. Decoding of instructions is complex 15. It does not require external memory for 15. It requires external memory for calculations calculations 16. The most common RISC microprocessors 16. Examples of CISC processors are the are Alpha, ARC, ARM, AVR, MIPS, PA-RISC, System/360, VAX, PDP-11, Motorola 68000 PIC, Power Architecture, and SPARC. family, AMD and Intel x86 CPUs.

8086 Instruction format...


Similar Free PDFs