Questions&Answers - good PDF

Title	Questions&Answers - good
Author	Vikas Chaudhary
Course	Digital System Design Using Vhdl/Verilog
Institution	University of Delhi
Pages	9
File Size	256.2 KB
File Type	PDF
Total Downloads	29
Total Views	133

Preview

CLICK TO PREVIEW PDF

Summary

good...

Description

QUESTION & ANSWER (This file will be regularly updated until one day before the Final Examination – please take note) ---Current Update 06/11/07 1. Registers x and y are declared as reg [2:0] x,y;. x and y have initial values of 1 and 2 respectively. Find the value of x and y after each of the following Verilog codes have been executed. (a) y = x && y; x = y & x; Ans: x = 1, y = 1 (b) x...