MCQs6&5 - Lecture notes chapter 5 &6 PDF

Preview

Summary

Multiple Choice Questions for Sequential Logic Circuit...

Description

MCQs Chapter 6 and 5

1. The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel

2.

3.

4.

5.

6. 7.

output shift register with an initial state 01110. After three clock pulses, the register contains ________(00101). Explanation: LSB bit is inverted and feed back to MSB: 01110->initial 10111->first clock pulse 01011->second 00101->third. Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Rightmost bit first) (0000) Explanation: In Serial-In/Serial-Out shift register, data will be shifted one at a time with every clock pulse. Therefore, Wait | Store 1100 | 0000 110 | 0000 1st clock 11 | 0000 2nd clock. A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains ______(0111) Explanation: In Serial-In/Parallel-Out shift register, data will be shifted all at a time with every clock pulse. Therefore, Wait | Store 0111 | 0000 011 | 1000 1st clk 01 | 1100 2nd clk 0 | 1110 3rd clk X | 0111 4th clk. With a 200 kHz clock frequency, eight bits can be serially entered into a shift register in ______ (40 μs) Explanation: f = 200 KHZ; T = (1/200) m sec = (1/0.2) micro-sec = 5 micro-sec; In serial transmission, data enters one bit at a time. After 8 clock cycles only 8 bit will be loaded = 8 * 5 = 40 micro-sec. An 8-bit serial in/serial out shift register is used with a clock frequency of 2 MHz to achieve a time delay (td) of _____ (4 us) Explanation: One clock period is = (1⁄2) micro-s = 0.5 microseconds. In serial transmission, data enters one bit at a time. So, the total delay = 0.5*8 = 4 micro seconds time is required to transmit information of 8 bits. In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________ (0001) If a 10-bit ring counter has an initial state 1101000000, what is the state after the second clock pulse?(0011010000)

8.

On the fifth clock pulse, a 4-bit Johnson sequence is Q0 = 0, Q1 = 1, Q2 = 1, and Q3 = 1. On the sixth clock pulse, the sequence is ________.(Q0 = 0, Q1 = 0, Q2 = 1, Q3 = 1)

9.

A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing ________(0111)

10.How can parallel data be taken out of a shift register simultaneously? (Use the Q output of each FF).

11.A modulus-12 ring counter requires a minimum of ________.(12 flip-flops) 12.The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains? (00101). 13.Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse?(Right-most bit first.) 0000 14.The bit sequence 10011100 is serially entered (right-most bit first) into an 8-bit parallel out shift register that is initially clear. What are the Q outputs after four clock pulses? (11000000) 15.How many flip-flops are required to make a MOD-32 binary counter? (5)

16.A MOD-16 ripple counter is holding the count 10012. What will the count be after 31 clock pulses?( 10002 ) 17.The terminal count of a modulus-11 binary counter is ________. a) 1010 b) 1000 c) 1001 d) 1100 18. What decimal value is required to produce an output at "X" ? (5)

19. The terminal count of a typical modulus-10 binary counter is ________. a) 1010 b) 1001 c) 0000 d) 1111 20. How many different states does a 3-bit asynchronous counter have? (8)

21. A four-channel scope is used to check the counter in the figure given below. Are the displayed waveforms correct? (NO)

22. An asynchronous 4-bit binary down counter changes from count 2 to count 3. How many transitional states are required? (15) 23. The final output of a modulus-8 counter occurs one time for every ________(8 clock pulse) 24. A 4-bit up/down binary counter is in the DOWN mode and in the 1100 state. To what state does the counter go on the next clock pulse? (1011) 25. The terminal count of a 3-bit binary counter in the DOWN mode is ________ (000)

26. How many data bits can be stored in the register shown below? (5)

27. A 4-bit counter has a maximum modulus of ________.(16) 28. What is the maximum possible range of bit-count specifically in n-bit binary counter

29. 30. 31. 32. 33.

consisting of ‘n’ number of flip-flops? a) 0 to 2n b) 0 to 2n + 1 c) 0 to 2n - 1 d) 0 to 2n+1/2 How many natural states will there be in a 4-bit ripple counter? (16) How many flip-flops are required to construct a decade counter?(4) In a 3-bit asynchronous down counter, the initial content is ________(000) MOD-16 counter requires ________ no. of states.(16) High speed counter is ___________(Synchronous counter)

34. How is a J-K flip-flop made to toggle? (J=K=1) 35. How many flip-flops are required to produce a divide-by-128 device? (7) If an active-HIGH S-R latch has a 0 on the S input and a 1 on the R input and then the R input goes to 0, the latch will be ________(RESET) 36. A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input actions will cause it to change states? a) CLK = NGT, D = 0 b) CLK = PGT, D = 0 c) CLOCK NGT, D = 1 d) CLOCK PGT, D = 1 e) CLK = NGT, D = 0, CLOCK NGT, D = 1 37. On a J-K flip-flop, when is the flip-flop in a hold condition? (J=K=0)

38. Latch is a device with ___________

a) One stable state b) Two stable state c) Three stable state d) Infinite stable states 39. Why latches are called memory devices?

a) It has capability to stare 8 bits of data b) It has internal memory of 4 bit c) It can store one bit of data d) It can store infinite amount of data 40. The SR latch consists of ___________ a) 1 input b) 2 inputs c) 3 inputs d) 4 inputs 41. The outputs of SR latch are ___________ a) x and y b) a and b c) s and r d) q and q’ 42. The NAND latch works when both inputs are ___________ a) 1 b) 0 c) Inverted d) Don’t cares 43. When a high is applied to the Set line of an SR latch, then ___________ a) Q output goes high b) Q’ output goes high c) Q output goes low d) Both Q and Q’ go high 44. When both inputs of SR latches are low, the latch ___________ a) Q output goes high b) Q’ output goes high c) It remains in its previously set or reset state d) it goes to its next set or reset state 45. The truth table for an S-R flip-flop has how many VALID entries? a) 1 b) 2 c) 3 d) 4

46. When both inputs of a J-K flip-flop cycle, the output will ___________ a) Be invalid b) Change c) Not change d) Toggle 47. Which of the following is correct for a gated D-type flip-flop? a) The Q output is either SET or RESET as soon as the D input goes HIGH or LOW b) The output complement follows the input when enabled c) Only one of the inputs can be HIGH at a time d) The output toggles if one of the inputs is held HIGH 48. In S-R flip-flop, if Q = 0 the output is said to be ___________

a) Set b) Reset c) Previous state d) Current state 49. The output of latches will remain in set/reset untill ___________ a) The trigger pulse is given to change the state b) Any pulse given to go into previous state c) They don’t get any pulse more d) The pulse is edge-triggered 50. What is a trigger pulse? a) A pulse that starts a cycle of operation b) A pulse that reverses the cycle of operation c) A pulse that prevents a cycle of operation d) A pulse that enhances a cycle of operation 51. The characteristic equation of S-R latch is ____________ a) Q(n+1) = (S + Q(n))R’ b) Q(n+1) = SR + Q(n)R c) Q(n+1) = S’R + Q(n)R d) Q(n+1) = S’R + Q'(n)R 52. The difference between a flip-flop & latch is ____________ a) Both are same b) Flip-flop consist of an extra output c) Latches has one input but flip-flop has two d) Latch has two inputs but flip-flop has one 53. What is the hold condition of a flip-flop?

a) Both S and R inputs activated b) No active S or R input c) Only S is active d) Only R is active

54. On a J-K flip-flop, when is the flip-flop in a hold condition? a) J = 0, K = 0 b) J = 1, K = 0 c) J = 0, K = 1 d) J = 1, K = 1 55. Two J-K flip-flops with their J-K inputs tied HIGH are cascaded to be used as counters. After four input clock pulses, the binary count is ________ a) 00 b) 11 c) 01 d) 10 56. The D flip-flop has _______ input. a) 1 b) 2 c) 3 d) 4 57. The D flip-flop has ______ output/outputs. a) 2 b) 3 c) 4 d) 1 58. A D flip-flop can be constructed from an______ flip-flop. a) S-R b) J-K c) T d) S-K 59. A D flip-flop utilizing a PGT clock is in the CLEAR state. Which of the following input

actions will cause it to change states? a) CLK = NGT, D = 0 b) CLK = PGT, D = 0 c) CLOCK NGT, D = 1 d) CLOCK PGT, D = 1 60. A positive edge-triggered D flip-flop will store a 1 when ________ a) The D input is HIGH and the clock transitions from HIGH to LOW b) The D input is HIGH and the clock transitions from LOW to HIGH c) The D input is HIGH and the clock is LOW d) The D input is HIGH and the clock is HIGH 61. Why do the D flip-flops receive its designation or nomenclature as ‘Data Flip-flops’? a) Due to its capability to receive data from flip-flop b) Due to its capability to store data in flip-flop c) Due to its capability to transfer the data into flip-flop

d) Due to erasing the data from the flip-flop 62. The characteristic equation of D-flip-flop implies that ___________ a) The next state is dependent on previous state b) The next state is dependent on present state c) The next state is independent of previous state d) The next state is independent of present state 63. The characteristic equation of J-K flip-flop is ______________ a) Q(n+1)=JQ(n)+K’Q(n) b) Q(n+1)=J’Q(n)+KQ'(n) c) Q(n+1)=JQ'(n)+KQ(n) d) Q(n+1)=JQ'(n)+K’Q(n) 64. In a J-K flip-flop, if J=K the resulting flip-flop is referred to as _____________ a) D flip-flop b) S-R flip-flop c) T flip-flop d) S-K flip-flop 65. In J-K flip-flop, the function K=J is used to realize _____________ a) D flip-flop b) S-R flip-flop c) T flip-flop d) S-K flip-flop 66. On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition

when ________ a) The clock pulse is LOW b) The clock pulse is HIGH c) The clock pulse transitions from LOW to HIGH d) The clock pulse transitions from HIGH to LOW 67. The asynchronous input can be used to set the flip-flop to the ____________

a) 1 state b) 0 state c) either 1 or 0 state d) forbidden State 68. In a positive edge triggered JK flip flop, a low J and low K produces? a) High state b) Low state c) Toggle state d) No Change State 69. If one wants to design a binary counter, the preferred type of flip-flop is ____________ a) D type

b) S-R type c) Latch d) J-K type 70. For realisation of JK flip-flop from SR flip-flop, the input J and K will be given as ___________ a) External inputs to S and R b) Internal inputs to S and R c) External inputs to combinational circuit d) Internal inputs to combinational circuit 71. For realisation of JK flip-flop from SR flip-flop, if J=0 & K=0 then the input is ___________ a) S=0, R=0 b) S=0, R=X c) S=X, R=0 d) S=X, R=X 72. For realisation of JK flip-flop from SR flip-flop, if J=1, K=0 & present state is 0(i.e. Q(n)=0) then excitation input will be ___________ a) S=0, R=1 b) S=X, R=0 c) S=1, R=0 d) S=1, R=1

73. For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then next state will be ___________ a) 1 b) 0 c) Don’t care d) Toggle 74. For realisation of SR flip-flop from JK flip-flop, if S=1, R=0 & present state is 0 then the excitation input will be ___________ a) J=1, K=1 b) J=X, K=1 c) J=1, K=X d) J=0, K=0 75. The K-map simplification for realisation of SR flip-flop from JK flip-flop is ___________ a) J=1, K=0 b) J=R, K=S c) J=S, K=R d) J=0, K=1 76. For realisation of D flip-flop from SR flip-flop, the external input is given through ___________

a) S b) R c) D d) Both S and R 77. For D flip-flop to JK flip-flop, the characteristics equation is given by ___________ a) D=JQ(p)’+Q(p)K’ b) D=JQ(p)’+KQ(p)’ c) D=JQ(p)+Q(p)K’ d) D=J’Q(p)+Q(p)K...